Sign in

Google

| "(excessive OR over)-program" (non-volatile C | Search | Advanced Search
Preferences

Web Results 1 - 10 of about **3,960** for "(**excessive** OR **over**)-**program**" (**non-volatile** OR **flash**) (**multi-level** OF

Method for performing analog **over-program** and under-program ...
Method and apparatus for verifying the programming of **multi-level flash** EEPROM ... **over-program** and under-program detection for a **multistate** memory cell ...
www.patentstorm.us/patents/6577532.html - 26k - Cached - Similar pages

Method and circuitry for performing analog **over-program** and under ...
Method and apparatus for verifying the programming of **multi-level flash** ... Apparatus and method for reading state of **multistate non-volatile** memory cells ...
www.patentstorm.us/patents/6278632.html - 25k - Cached - Similar pages
More results from www.patentstorm.us »

Method for programming an analog/**multi-level flash** EEPROM - Patent ...
For analog/**multi-level Flash** EEPROM, the cell V t is programmed with different ....
threshold at 3 volts, and an **over-program** specification at 0.5 volts. ...
www.freepatentsonline.com/6040993.html - 51k - Cached - Similar pages

Multi-level nonvolatile semiconductor memory device - Patent 5986929
Thus, in the write and verify operations of "10" and "01" data, occurrence of **over-program** of "00" data can be prevented. In the **multi-level nonvolatile** ...
www.freepatentsonline.com/5986929.html - 91k - Cached - Similar pages
More results from www.freepatentsonline.com »

Science Links Japan | A Novel Soft-Program for a Narrow Erased ...
A Novel Soft-Program for a Narrow Erased State Vt Distribution, Read Disturbance Suppression and **Over-Program** Annihilation in **Multilevel** Cell **Flash** Memories ...
sciencelinks.jp/j-east/article/200313/000020031303A0393049.php - 9k -
Cached - Similar pages

(WO/2006/110395) SPLIT GATE **MULTI-BIT** MEMORY CELL
Accordingly, there is a need for **multi-bit flash** memory devices which require .... 1) **over program**/erase cycling. The physically isolated first and second ...
www.wipo.int/pctdb/en/wo.jsp?WO=2006%2F110395&IA=WO2006%
2F110395&DISPLAY=DESC - 29k - Cached - Similar pages

(WO/2005/013283) DETECTING OVER PROGRAMMED MEMORY CELLS AFTER ...
A method according to claim 1, wherein: said one or more **multi-state** ... said first **multi-state** storage element for edges of one or more **over program** ranges ...
www.wipo.int/pctdb/en/wo.jsp?WO=2005%2F013283&IA=WO2005%
2F013283&DISPLAY=CLAIMS - 30k - Cached - Similar pages   \
More results from www.wipo.int »

Test Strategies on **Non Volatile** Memories
with an example on a high density NOR-**Flash multi-level** cell ..... **Over-program**/low R on set state (PCM). bitline. bitline ...
ieeexplore.ieee.org/iel5/4290552/4290553/04290562.pdf?arnumber=4290562 -
Similar pages

A Novel Soft-Program for a Narrow Erased State Vt Distribution ...

application of more-than-2-bit MLC **flash** memories. [DOI: 10.1143/JJAP.42.2044].

KEYWORDS: **multilevel** cell, soft-program, read disturbance, **over-program**, ...
jjap.ipap.jp/link?JJAP/42/2044/ - Similar pages

[PDF] **Flash** Memory Technology
File Format: PDF/Adobe Acrobat - View as HTML
Most of the major **flash** companies are working to develop their version of a **multi-level** cell
flash. device. The goal of this device is to store information ...
smithsonianchips.si.edu/ice/cd/MEMORY97/SEC10.PDF - Similar pages

1 2 3 4 5 6 7 8 9 10   **Next**

"(excessive OR over)-program" (non   Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve | Try Google Experimental

---

Welcome United States Patent and Trademark Office

☐ Search Session History

BROWSE   SEARCH   IEEE XPLORE GUIDE

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Thu, 24 Jan 2008, 5:11:47 PM EST

Search Query Display

Recent Search Queries

#1   ((over-programming <or> over-programmed) <near/3> (cell <or> cells) <paragraph> (non-voatile <or> flash)) <in> pdfdata

Help   Contact Us   Privac

© Copyright 2007 IE

Indexed by
Inspec·

IEEE Xplore®
RELEASE 2.4

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE   SEARCH   IEEE XPLORE GUIDE

Results for "((over-programming <or> over-programmed) <near/3> (cell <or> cells) <paragraph&..."
Your search matched 16 of 1733971 documents.
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

All dates no good.

Modify Search

| ((over-programming <or> over-programmed) <near/3> (cell <or> cells) <paragraph> (| Search > |

☐ Check to search only within this results set

Display Format: ⦿ Citation   ◯ Citation & Abstract

New [Beta]
Application Notes
POWERED BY
GLOBALSPEC

» Search Options

View Session History

New Search

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

| IEEE/IET | Books | Educational Courses |

IEEE/IET journals, transactions, letters, magazines, conference proceedings, and standards.

[view selected items]   Select All Deselect All

☐ 1. **Flash Memory Testing and Built-In Self-Diagnosis With March-Like Test Algorithms**
Yeh, J.-C.; Cheng, K.-L.; Chou, Y.-F.; Wu, C.-W.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 26, Issue 6, June 2007 Page(s):1101 - 1113
Digital Object Identifier 10.1109/TCAD.2006.885828

AbstractPlus | Full Text: PDF(675 KB)   IEEE JNL
Rights and Permissions

☐ 2. **Using soft secondary electron programming to reduce drain disturb in floating-gate NOR fl**
Kumar, P.B.; Nair, D.R.; Mahapatra, S.;
Device and Materials Reliability, IEEE Transactions on
Volume 6, Issue 1, March 2006 Page(s):81 - 86
Digital Object Identifier 10.1109/TDMR.2006.871149

AbstractPlus | Full Text: PDF(216 KB)   IEEE JNL
Rights and Permissions

☐ 3. **Self-convergent scheme for logic-process-based multilevel/analog memory**
Kung-Hong Lee; Shih-Chen Wang; Ya-Chin King;
Electron Devices, IEEE Transactions on
Volume 52, Issue 12, Dec. 2005 Page(s):2676 - 2681
Digital Object Identifier 10.1109/TED.2005.859648

AbstractPlus | Full Text: PDF(640 KB)   IEEE JNL
Rights and Permissions

☐ 4. **A 120-mm² 64-Mb NAND flash memory achieving 180 ns/Byte effective program speed**
Jin-Ki Kim; Sakui, K.; Sung-Soo Lee; Itoh, Y.; Suk-Chon Kwon; Kanazawa, K.; Ki-Jun Lee; Nakan
Himeno, T.; Jang-Rae Kim; Kanda, K.; Tae-Sung Jung; Oshima, Y.; Kang-Deog Suh; Hashimoto,
Solid-State Circuits, IEEE Journal of
Volume 32, Issue 5, May 1997 Page(s):670 - 680
Digital Object Identifier 10.1109/4.568831

AbstractPlus | References | Full Text: PDF(300 KB)   IEEE JNL
Rights and Permissions

☐ 5.
Novel self-limiting high-speed program scheme of p-channel DINOR flash memory with n-c

Ohnakado, T.; Satoh, S.;
Electron Devices, IEEE Transactions on
Volume 47, Issue 6, June 2000 Page(s):1209 - 1213
Digital Object Identifier 10.1109/16.842963

AbstractPlus | References | Full Text: PDF(156 KB)   IEEE JNL
Rights and Permissions

6. **Bipolar transistor selected P-channel flash memory cell technology**
Ohnakado, T.; Ajika, N.; Satoh, S.;
Electron Devices, IEEE Transactions on
Volume 48, Issue 5, May 2001 Page(s):863 - 867
Digital Object Identifier 10.1109/16.918232

AbstractPlus | References | Full Text: PDF(128 KB)   IEEE JNL
Rights and Permissions

7. **Performance Evaluation of Field-Enhanced P-Channel Split-Gate Flash Memory**
Wen-Ting Chu; Hao-Hsiung Lin; Yu-Hsiung Wang; Chia-Ta Hsieh; Yung-Tao Lin; Wang, C.S.;
Electron Device Letters, IEEE
Volume 26, Issue 9, Sept. 2005 Page(s):670 - 672
Digital Object Identifier 10.1109/LED.2005.853633

AbstractPlus | Full Text: PDF(208 KB)   IEEE JNL
Rights and Permissions

8. **Novel Cycling-Induced Program Disturb of Split Gate Flash Memory**
Yu-Hsiung Wang; Yong-Shiuan Tsair; An-Chi Kang; Wen-Ting Chu; Chen, E.; Shih, J.R.; Chin, H.
Reliability physics symposium, 2007, proceedings, 45th annual, ieee international
15-19 April 2007 Page(s):558 - 563
Digital Object Identifier 10.1109/RELPHY.2007.369951

AbstractPlus | Full Text: PDF(5746 KB)   IEEE CNF
Rights and Permissions

9. **2005 IRPS Tutorial program**
Reliability Physics Symposium, 2005, Proceedings, 43rd Annual, 2005 IEEE International
April 17-21, 2005 Page(s):762 - 763

AbstractPlus | Full Text: PDF(153 KB)   IEEE CNF
Rights and Permissions

10. **Effect of STI shape and tunneling oxide thinning on cell VTH variation in the flash memory**
JaiDong Lee; JungHwan Kim; Woong Lee; SangHoon Lee; HunYoung Lim; JaeDuk Lee; SeokWc
ChangLyong Song;
Reliability Physics Symposium, 2005, Proceedings, 43rd Annual, 2005 IEEE International
April 17-21, 2005 Page(s):670 - 671

AbstractPlus | Full Text: PDF(116 KB)   IEEE CNF
Rights and Permissions

11. **Novel self-convergent scheme logic-process-based multilevel/analog EEPROM memory**
Kung-Hong Lee; Shih-Chen Wang; Ya-Chin King;
Memory Technology, Design, and Testing, 2005, MTDT 2005, 2005 IEEE International Workshop
3-5 Aug. 2005 Page(s):3 - 8
Digital Object Identifier 10.1109/MTDT.2005.29

AbstractPlus | Full Text: PDF(200 KB)   IEEE CNF
Rights and Permissions

12. **BAVI-cell: a novel high-speed 50 nm SONOS memory with band-to-band tunneling initiated**
Jae Sung Sim; Il Han Park; Han Park; Seongjae Cho; Tae Hun Kim; Ki Whan Song; Jihye Kong; I
Byung-Gook Park;
VLSI Technology, 2005, Digest of Technical Papers, 2005 Symposium on
14-16 June 2005 Page(s):122 - 123
Digital Object Identifier 10.1109/.2005.1469237

AbstractPlus | Full Text: PDF(824 KB)   IEEE CNF

13. **SET and RESET pulse characterization in BJT-selected phase-change memories**
Bedeschi, F.; Bonizzoni, E.; Casagrande, G.; Gastaldi, R.; Resta, C.; Torelli, G.; ZelLa, D.;
Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
23-26 May 2005 Page(s):1270 - 1273 Vol. 2
Digital Object Identifier 10.1109/ISCAS.2005.1464826

AbstractPlus | Full Text: PDF(360 KB)   IEEE CNF
Rights and Permissions

14. **Flash memory built-in self-diagnosis with test mode control**
Jen-Chieh Yeh; Yan-Ting Lai; Yuan-Yuan Shih; Cheng-Wen Wu; Chien-Hung Ho; Yen-Tai Lin;
VLSI Test Symposium, 2005. Proceedings. 23rd IEEE
1-5 May 2005 Page(s):15 - 20
Digital Object Identifier 10.1109/VTS.2005.45

AbstractPlus | Full Text: PDF(240 KB)   IEEE CNF
Rights and Permissions

15. **Future memory technology including emerging new memories**
Kim, K.; Koh, G.H.;
Microelectronics, 2004. 24th International Conference on
Volume 1, 16-19 May 2004 Page(s):377 - 384 vol.1

AbstractPlus | Full Text: PDF(555 KB)   IEEE CNF
Rights and Permissions

16. **New buried bit-line NAND (BiNAND) Flash memory for data storage**
Sean Chang; Evans Yang; Terry Chen; Lizzy Huang; Bennett Hsu; Da Sung; Jiang-Chi Duh; Chi-'
Ching King; Chih-Hsiun Chu; Charles Ching-Hsiang Hsu;
VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on
10-12 June 2003 Page(s):95 - 96

AbstractPlus | Full Text: PDF(282 KB)   IEEE CNF
Rights and Permissions

Help   Contac

© Copy

Indexed by
Inspec®